- •Features
- •Pin Configurations
- •Disclaimer
- •Overview
- •Block Diagram
- •Pin Descriptions
- •Port B (PB5..PB0)
- •RESET
- •AVR CPU Core
- •Introduction
- •Architectural Overview
- •Status Register
- •Stack Pointer
- •Interrupt Response Time
- •SRAM Data Memory
- •Data Memory Access Times
- •EEPROM Data Memory
- •EEPROM Read/Write Access
- •Atomic Byte Programming
- •Split Byte Programming
- •Erase
- •Write
- •I/O Memory
- •Clock Systems and their Distribution
- •CPU Clock – clkCPU
- •I/O Clock – clkI/O
- •Flash Clock – clkFLASH
- •ADC Clock – clkADC
- •Clock Sources
- •Default Clock Source
- •External Clock
- •System Clock Prescaler
- •Switching Time
- •Idle Mode
- •Power-down Mode
- •Analog to Digital Converter
- •Analog Comparator
- •Brown-out Detector
- •Internal Voltage Reference
- •Watchdog Timer
- •Port Pins
- •Resetting the AVR
- •Reset Sources
- •Power-on Reset
- •External Reset
- •Brown-out Detection
- •Watchdog Reset
- •Watchdog Timer
- •Timed Sequences for Changing the Configuration of the Watchdog Timer
- •Safety Level 1
- •Safety Level 2
- •Interrupts
- •I/O Ports
- •Introduction
- •Configuring the Pin
- •Toggling the Pin
- •Reading the Pin Value
- •Unconnected Pins
- •Alternate Port Functions
- •Alternate Functions of Port B
- •Register Description for I/O-Ports
- •Port B Data Register – PORTB
- •External Interrupts
- •8-bit Timer/Counter0 with PWM
- •Overview
- •Registers
- •Definitions
- •Counter Unit
- •Output Compare Unit
- •Force Output Compare
- •Modes of Operation
- •Normal Mode
- •Fast PWM Mode
- •Phase Correct PWM Mode
- •Prescaler Reset
- •External Clock Source
- •Analog Comparator
- •Analog Comparator Multiplexed Input
- •Features
- •Operation
- •Starting a Conversion
- •Changing Channel or Reference Selection
- •ADC Input Channels
- •ADC Voltage Reference
- •ADC Noise Canceler
- •Analog Input Circuitry
- •ADC Accuracy Definitions
- •ADC Conversion Result
- •ADLAR = 0
- •ADLAR = 1
- •debugWIRE On-chip Debug System
- •Features
- •Overview
- •Physical Interface
- •Software Break Points
- •Limitations of debugWIRE
- •debugWIRE Related Register in I/O Memory
- •debugWire Data Register – DWDR
- •Performing a Page Write
- •Reading the Fuse and Lock Bits from Software
- •Preventing Flash Corruption
- •Fuse Bytes
- •Latching of Fuses
- •Signature Bytes
- •Calibration Byte
- •Page Size
- •Serial Downloading
- •Data Polling Flash
- •Data Polling EEPROM
- •Chip Erase
- •Programming the Flash
- •Programming the EEPROM
- •Reading the Flash
- •Reading the EEPROM
- •Power-off sequence
- •Electrical Characteristics
- •Absolute Maximum Ratings*
- •External Clock Drive Waveforms
- •External Clock Drive
- •ADC Characteristics – Preliminary Data
- •Active Supply Current
- •Idle Supply Current
- •Power-down Supply Current
- •Pin Pull-up
- •Register Summary
- •Instruction Set Summary
- •Ordering Information
- •Packaging Information
- •Erratas
- •Table of Contents
Features
•High Performance, Low Power AVR®8-Bit Microcontroller
•Advanced RISC Architecture
–120 Powerful Instructions – Most Single Clock Cycle Execution
–32 x 8 General Purpose Working Registers
–Fully Static Operation
•Non-volatile Program and Data Memories
–1K Byte of In-System Programmable Program Memory Flash Endurance: 10,000 Write/Erase Cycles
–64 Bytes In-System Programmable EEPROM
Endurance: 100,000 Write/Erase Cycles
–64 Bytes Internal SRAM
–Programming Lock for Self-Programming Flash Program and EEPROM Data Security
•Peripheral Features
–One 8-bit Timer/Counter with Prescaler and Two PWM Channels
–4-channel, 10-bit ADC with Internal Voltage Reference
–Programmable Watchdog Timer with Separate On-chip Oscillator
–On-chip Analog Comparator
•Special Microcontroller Features
–debugWIRE On-chip Debug System
–In-System Programmable via SPI Port
–External and Internal Interrupt Sources
–Low Power Idle, ADC Noise Reduction, and Power-down Modes
–Enhanced Power-on Reset Circuit
–Programmable Brown-out Detection Circuit
–Internal Calibrated Oscillator
•I/O and Packages
–8-pin PDIP/SOIC: Six Programmable I/O Lines
•Operating Voltage:
–1.8 - 5.5V
•Industrial Temperature Range
•Low Power Consumption
–Active Mode:
1MHz, 1.8V: 290 A
–Power-down Mode:
0.5 A at 1.8V
Pin Configurations
Figure 1. Pinout ATtiny13
PDIP/SOIC
(PCINT5/RESET/ADC0/dW) PB5 |
|
1 |
8 |
|
VCC |
|
|
||||
(PCINT3/CLKI/ADC3) PB3 |
|
2 |
7 |
|
PB2 (SCK/ADC1/T0/PCINT2) |
|
|
||||
(PCINT4/ADC2) PB4 |
|
3 |
6 |
|
PB1 (MISO/AIN1/OC0B/INT0/PCINT1) |
|
|
||||
GND |
|
4 |
5 |
|
PB0 (MOSI/AIN0/OC0A/PCINT0) |
|
|
||||
|
|
|
|
|
|
Disclaimer
Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.
8-bit Microcontroller with 1K Bytes In-System Programmable Flash
ATtiny13
Preliminary
Information
Rev. 2535A–AVR–06/03
1