Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:

fpga_prototyping_by_vhdl_examples_xilinx

.pdf
Скачиваний:
20
Добавлен:
14.04.2015
Размер:
62.76 Кб
Скачать

13.6.2Underline for cursor.

13.6.3Dual-mode text display.

13.6.4Keyboard text entry.

13.6.5UART terminal.

13.6.6Square wave display.

13.6.7Simple four-trace logic analyzer.

13.6.8Complete two-player pong game.

13.6.9Complete breakout game.

PART III: PICOBLAZE MICROCONTROLLERXILINX SPECIFIC.

14. PicoBlaze Overview.

14.1 Introduction.

14.2 Customized hardware and customized software.

14.2.1 From special-purpose FSMD to general-purpose microcontroller. 14.2.2 Application of microcontroller.

14.3 Overview of PicoBlaze.

14.3.1Basic organization.

14.3.2Top-level HDL modules. 14.4 Development flow.

14.5 Instruction set.

14.5.1Programming model.

14.5.2Instruction format.

14.5.3Logical instructions.

14.5.4Arithmetic instructions.

14.5.5Compare and test instructions.

14.5.6Shift and rotate instructions.

14.5.7Data movement instructions.

14.5.8Program flow control instructions.

14.5.9Interrupt related instructions. 14.6 Assembler directives.

14.6.1The KCPSM3 directives.

14.6.2The PBlazeIDE directives.

14.7Bibliographic notes 343.

14.8Suggested experiments 343.

15.PicoBlaze Assembly Code Development. 15.1 Introduction.

15.2 Useful code segments. 15.2.1 KCPSM3 conventions. 15.2.2 Bit manipulation.

15.2.3 Multiple-byte manipulation. 15.2.4 Control structure.

15.3 Subroutine development.

15.4 Program development. 15.4.1 Demonstration example. 15.4.2 Program documentation. 15.5 Processing of assembly code. 15.5.1 Compiling with KCSPM3. 15.5.2 Simulation by PBlazeIDE. 15.5.3 Reload code via JTAG port. 15.5.4 Compiling by PBlazeIDE. 15.6 Syntheses with PicoBlaze. 15.7 Bibliographic notes.

15.8 Suggested experiments. 15.8.1 Signed multiplication. 15.8.2 Multi-bytes multiplication. 15.8.3 Barrel shift function. 15.8.4 Reverse function.

15.8.5 Binary-to-BCD conversion. 15.8.6 BCD-to-binary conversion. 15.8.7 Heartbeat circuit.

15.8.8 Rotating LED circuit. 15.8.9 Discrete LED dimmer.

16.PicoBlaze I/O Interface.

16.1 Overview.

16.2 Output port.

16.2.1Output instruction and timing.

16.2.2Output interface.

16.3 Input port.

16.3.1Input instruction and timing.

16.3.2Input interface.

16.4Square program with switch and seven-segment LED display interface. 16.4.1 Output interface.

16.4.2 Input interface.

16.4.3 Assembly code development. 16.4.4 VHDL code development.

16.5Square program with combinational multiplier and UART console. 16.5.1 Multiplier interface.

16.5.2 UART interface.

16.5.3 Assembly code development. 16.5.4 VHDL code development.

16.6Bibliographic notes.

16.7Suggested experiments.

16.7.1Low-frequency counter I.

16.7.2Low frequency counter II.

16.7.3Auto-scaled low-frequency counter.

16.7.4Basic reaction timer with software timer.

16.7.5Basic reaction timer with hardware timer.

16.7.6Enhanced reaction timer.

16.7.7Small-screen mouse scribble circuit.

16.7.8Full-screen mouse scribble circuit.

16.7.9Enhanced rotating banner.

16.7.10Pong game.

16.7.11Text editor.

17. PicoBlaze Interrupt Interface.

17.1 Overview.

17.2Interrupt handling in PicoBlaze. 17.2.1 Software processing.

17.2.2 Timing.

17.3External interface.

17.3.1Single interrupt request.

17.3.2Multiple interrupt requests.

17.4Software development considerations. 17.4.1 Interrupt as alternative scheduling scheme. 17.4.2 Development of interrupt service routine.

17.5Design example.

17.5.1interrupt interface.

17.5.2Interrupt service routine development.

17.5.3Assembly code development.

17.5.4VHDL code development.

17.6Bibliographic notes.

17.7Suggested experiments.

17.7.1Alternative timer interrupt service routine.

17.7.2Programmable timer.

17.7.3Set-button interrupt service routine.

17.7.4Interrupt interface with two requests.

17.7.5Four-request interrupt controller. Appendix A: Sample VHDL templates. A.1 General VHDL constructs.

A.1.1 Overall code structure. A.1.2 Component instantiation. A.2 Combinational circuits. A.2.1 Arithmetic operations.

A.2.2 Fixed-amount shift operations. A.2.3 Routing with concurrent statements. A.2.4 Routing with case and if statements. A.2.5 Combinational circuit using process. A.3 Memory Components.

 

A.3.1 Register template.

 

A.3.2 Register file.

 

A.4

Regular sequential circuits.

 

A.5

FSM.

 

A.6

FSMD.

 

A.7

S3 board constraint file (s3.ucf).

 

References.

Ordering:

Order Online - http://www.researchandmarkets.com/reports/589251/

 

Order by Fax - using the form below

Order by Post - print the order form below and sent to

Research and Markets,

Guinness Centre,

Taylors Lane,

Dublin 8,

Ireland.

Page 1 of 2

Fax Order Form

To place an order via fax simply print this form, fill in the information below and fax the completed form to 646-607- 1907 (from USA) or +353-1-481-1716 (from Rest of World). If you have any questions please visit

http://www.researchandmarkets.com/contact/

Order Information

Please verify that the product information is correct.

Product Name:

FPGA Prototyping by VHDL Examples: Xilinx SpartanTM-3 Version

Web Address:

http://www.researchandmarkets.com/reports/589251/

Office Code:

OC8HKORNNURPV

Product Format

Please select the product format and quantity you require:

Quantity

Hard Copy:

EURO €91.00 + Euro €25.00 Shipping/Handling

Contact Information

Please enter all the information below in BLOCK CAPITALS

Title:

Mr

Mrs

Dr

Miss

Ms

Prof

First Name:

 

 

 

Last Name:

 

 

Email Address: *

 

 

 

 

 

 

Job Title:

 

 

 

 

 

 

Organisation:

 

 

 

 

 

 

Address:

 

 

 

 

 

 

City:

 

 

 

 

 

 

Postal / Zip Code:

 

 

 

 

 

 

Country:

 

 

 

 

 

 

Phone Number:

 

 

 

 

 

 

Fax Number:

 

 

 

 

 

 

* Please refrain from using free email accounts when ordering (e.g. Yahoo, Hotmail, AOL)

Page 2 of 2

Payment Information

Please indicate the payment method you would like to use by selecting the appropriate box.

Pay by credit card:

American Express

 

Diners Club

 

Master Card

 

Visa

 

Cardholder's Name

 

Cardholder's Signature

 

Expiry Date

 

Card Number

 

CVV Number

 

Issue Date

Pay by check:

Pay by wire transfer:

(for Diners Club only)

Please post the check, accompanied by this form, to:

Research and Markets,

Guinness Center,

Taylors Lane,

Dublin 8,

Ireland.

Please transfer funds to:

 

Account number

833 130 83

Sort code

98-53-30

Swift code

ULSBIE2D

IBAN number

IE78ULSB98533083313083

Bank Address

Ulster Bank,

 

27-35 Main Street,

 

Blackrock,

 

Co. Dublin,

 

Ireland.

If you have a Marketing Code please enter it below:

Marketing Code:

Please note that by ordering from Research and Markets you are agreeing to our Terms and Conditions at http://www.researchandmarkets.com/info/terms.asp

Please fax this form to:

(646) 607-1907 or (646) 964-6609 - From USA +353 1 481 1716 or +353 1 653 1571 - From Rest of World

Соседние файлы в предмете [НЕСОРТИРОВАННОЕ]