ATmega128(L)

•Transmit Buffer Functionality

•Receiver Operation

However, the receive buffering has two improvements that will affect the compatibility in some special cases:

•A second buffer register has been added. The two buffer registers operate as a circular FIFO buffer. Therefore the UDR must only be read once for each incoming data! More important is the fact that the error flags (FE and DOR) and the 9th data bit (RXB8) are buffered with the data in the receive buffer. Therefore the status bits must always be read before the UDR register is read. Otherwise the error status will be lost since the buffer state is lost.

•The receiver shift register can now act as a third buffer level. This is done by allowing the received data to remain in the serial shift register (see Figure 78) if the buffer registers are full, until a new start bit is detected. The USART is therefore more resistant to data overrun (DOR) error conditions.

The following control bits have changed name, but have same functionality and register location:

•CHR9 is changed to UCSZ2

•OR is changed to DOR

Clock Generation

The clock generation logic generates the base clock for the transmitter and receiver. The USART supports four modes of clock operation: normal asynchronous, double speed asynchronous, master synchronous and slave synchronous mode. The UMSEL bit in USART Control and Status Register C (UCSRC) selects between asynchronous and synchronous operation. Double speed (asynchronous mode only) is controlled by the U2X found in the UCSRA register. When using synchronous mode (UMSEL = 1), the Data Direction Register for the XCK pin (DDR_XCK) controls whether the clock source is internal (master mode) or external (slave mode). The XCK pin is only active when using synchronous mode.

Figure 79 shows a block diagram of the clock generation logic.

Figure 79. Clock Generation Logic, Block Diagram
		UBRR			U2X
			fosc
		Prescaling	UBRR+1
			/ 2	/ 4	/ 2
		Down-Counter
					0
					1
	OSC				0
					txclk
					1
					DDR_XCK
		Sync	Edge
	xcki	Register	Detector		0
XCK					UMSEL
	xcko				1
Pin
DDR_XCK			UCPOL		1
					rxclk
					0
Signal description:

txclk Transmitter clock. (Internal Signal)

rxclk Receiver base clock. (Internal Signal)

167

2467B–09/01

xcki Input from XCK pin (internal Signal). Used for synchronous slave operation.

xcko Clock output to XCK pin (Internal Signal). Used for synchronous master operation.

fosc XTAL pin frequency (System Clock).

Internal Clock Generation – Internal clock generation is used for the asynchronous and the synchronous master The Baud Rate Generator modes of operation. The description in this section refers to Figure 79.

The USART Baud Rate Register (UBRR) and the down-counter connected to it function as a programmable prescaler or baud rate generator. The down-counter, running at system clock (fosc), is loaded with the UBRR value each time the counter has counted down to zero or when the UBRRL register is written. A clock is generated each time the counter reaches zero. This clock is the baud rate generator clock output (= fosc/(UBRR+1)). The transmitter divides the baud rate generator clock output by 2, 8 or 16 depending on mode. The baud rate generator output is used directly by the receiver’s clock and data recovery units. However, the recovery units use a state machine that uses 2, 8 or 16 states depending on mode set by the state of the UMSEL, U2X and DDR_XCK bits.

Table 74 contains equations for calculating the baud rate (in bits per second) and for calculating the UBRR value for each mode of operation using an internally generated clock source.

Table 74. Equations for Calculating Baud Rate Register Setting

			Equation for Calculating	Equation for Calculating
	Operating Mode		Baud Rate(1)	UBRR Value
	Asynchronous Normal Mode		fOSC	fOSC
	(U2X = 0)		BAUD = 16-------(---UBRR-------------------+-----1---)-	-----------------------UBRR = 16BAUD – 1
	Asynchronous Double Speed		fO SC	fOSC	– 1
	Mode (U2X = 1)		BAUD = 8----(---UBRR------------------+-----1----)-	UBRR = 8----BAUD----------------
	Synchronous Master Mode		fO SC	fOSC	– 1
			BAUD = 2----(---UBRR------------------+-----1----)-	UBRR = 2----BAUD----------------
	Note: 1.	The baud rate is defined to be the transfer rate in bit per second (bps).
	BAUD	Baud rate (in bits per second, bps)
	fOSC	System oscillator clock frequency
	UBRR	Contents of the UBRRH and UBRRL registers, (0 - 4095)
	Some examples of UBRR values for some system clock frequencies are found in Table
	82 (see page 187).
Double Speed Operation	The transfer rate can be doubled by setting the U2X bit in UCSRA. Setting this bit only
(U2X)	has effect for the asynchronous operation. Set this bit to zero when using synchronous
	operation.

Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively doubling the transfer rate for asynchronous communication. Note however that the receiver will in this case only use half the number of samples (reduced from 16 to 8) for data sampling and clock recovery, and therefore a more accurate baud rate setting and system clock are required when this mode is used. For the transmitter, there are no downsides.

168 ATmega128(L)

2467B–09/01