- •About This Book
- •Chapter 1: EISA Overview
- •Introduction
- •Compatibility With ISA
- •Memory Capacity
- •Synchronous Data Transfer Protocol
- •Enhanced DMA Functions
- •Bus Master Capabilities
- •Data Bus Steering
- •Bus Arbitration
- •Edge and Level-Sensitive Interrupt Requests
- •Automatic System Configuration
- •EISA Feature/Benefit Summary
- •Chapter 2: EISA Bus Structure Overview
- •Chapter 3: EISA Bus Arbitration
- •EISA Bus Arbitration Scheme
- •Preemption
- •Example Arbitration Between Two Bus Masters
- •Memory Refresh
- •Chapter 4: Interrupt Handling
- •ISA Interrupt Handling Review
- •ISA Interrupt Handling Shortcomings
- •Phantom Interrupts
- •Limited Number of IRQ Lines
- •EISA Interrupt Handling
- •Shareable IRQ Lines
- •Phantom Interrupt Elimination
- •Chapter 5: Detailed Description of EISA Bus
- •Introduction
- •Address Bus Extension
- •Data Bus Extension
- •Bus Arbitration Signal Group
- •Burst Handshake Signal Group
- •Bus Cycle Definition Signal Group
- •Bus Cycle Timing Signal Group
- •Lock Signal
- •Slave Size Signal Group
- •AEN Signal
- •EISA Connector Pinouts
- •Chapter 6: ISA Bus Cycles
- •Introduction
- •8-bit ISA Slave Device
- •16-bit ISA Slave Device
- •Transfers With 8-bit Devices
- •Transfers With 16-bit Devices
- •Standard 16-bit Memory ISA bus Cycle
- •Standard 16-bit I/O ISA bus Cycle
- •ISA DMA Bus Cycles
- •ISA DMA Introduction
- •8237 DMAC Bus Cycle
- •Chapter 7: EISA CPU and Bus Master Bus Cycles
- •Intro to EISA CPU and Bus Master Bus Cycles
- •Standard EISA Bus Cycle
- •General
- •Analysis of EISA Standard Bus Cycle
- •Performance Using EISA Standard Bus Cycle
- •Compressed Bus Cycle
- •General
- •Performance Using Compressed Bus Cycle
- •General
- •Analysis of EISA Burst Transfer
- •Performance Using Burst Transfers
- •DRAM Memory Burst Transfers
- •Downshift Burst Bus Master
- •Chapter 8: EISA DMA
- •DMA Bus Cycle Types
- •Introduction
- •Compatible DMA Bus Cycle
- •Description
- •Performance and Compatibility
- •Type A DMA Bus Cycle
- •Description
- •Performance and Compatibility
- •Type B DMA Bus Cycle
- •Description
- •Performance and Compatibility
- •Type C DMA Bus Cycle
- •Description
- •Performance and Compatibility
- •EISA DMA Transfer Rate Summary
- •Other DMA Enhancements
- •Addressing Capability
- •Preemption
- •Buffer Chaining
- •Ring Buffers
- •Transfer Size
- •Chapter 9: EISA System Configuration
- •ISA I/O Address Space Problem
- •EISA Slot-Specific I/O Address Space
- •EISA Product Identifier
- •EISA Configuration Registers
- •EISA Configuration Process
- •General
- •Configuration File Naming
- •Configuration Procedure
- •Configuration File Macro Language
- •Example Configuration File
- •Example File Explanation
- •Chapter 10: EISA System Buses
- •Introduction
- •Host Bus
- •EISA/ISA Bus
- •Chapter 11: Bridge, Translator, Pathfinder, Toolbox
- •Bus Cycle Initiation
- •Bridge
- •Translator
- •Address Translation
- •Command Line Translation
- •Pathfinder
- •Toolbox
- •Chapter 12: Intel 82350DT EISA Chipset
- •Introduction
- •EISA Bus Controller (EBC) and EISA Bus Buffers (EBBs)
- •General
- •CPU Selection
- •Data Buffer Control and EISA Bus Buffer (EBB)
- •General
- •Transfer Between 32-bit EISA Bus Master and 8-bit ISA Slave
- •Transfer Between 16-bit EISA Bus Master and 8-bit ISA Slave
- •Transfer Between 16-bit ISA Bus Master and 8-bit ISA Slave
- •Transfer Between 16-bit ISA Bus Master and 16-bit ISA Slave
- •Transfer Between 32-bit Host CPU and 32-bit Host Slave
- •Transfer Between 32-bit Host CPU and 8-bit ISA Slave
- •Transfer Between 32-bit Host CPU and 16-bit ISA Slave
- •Transfer Between 32-bit Host CPU and 16-bit EISA Slave
- •Transfer Between 32-bit Host CPU and 32-bit EISA Slave
- •Address Buffer Control and EBB
- •Host CPU Bus Master
- •EISA Bus Master
- •ISA Bus Master
- •Refresh Bus Master
- •DMA Bus Master
- •Host Bus Interface Unit
- •ISA Bus Interface Unit
- •EISA Bus Interface Unit
- •Cache Support
- •Slot-Specific I/O Support
- •Clock Generator Unit
- •I/O Recovery
- •Testing
- •ISP interface unit
- •82357 Integrated System Peripheral (ISP)
- •Introduction
- •NMI Logic
- •Interrupt Controllers
- •DMA Controllers
- •System Timers
- •Central Arbitration Control
- •Refresh Logic
- •Miscellaneous Interface Signals
- •Glossary
- •Index
Chapter 5: Detailed Description of EISA Bus
Chapter 5
The Previous Chapter
The previous chapter provided a detailed description of interrupt handling in the EISA environment.
This Chapter
This chapter provides a description of all the signals on the EISA bus.
The Next Chapter
In the next chapter, the types of bus cycles performed by the main CPU and EISA bus masters are described.
Introduction
The EISA bus consists of two sets of signal lines:
•the ISA Bus
•the extension to the ISA Bus (the EISA bus extension)
Figure 5-1 illustrates the construction of the EISA connector. When installed, ISA boards are physically stopped by the EISA access key and make contact only with the ISA contacts. When an EISA board is installed, however, an alignment notch in the board allows it to bottom out, making contact with both the ISA and the EISA contacts.
41
EISA System Architecture
ISA contacts
EISA contacts
EISA access key
Figure 5-1. The EISA Connector
Many of the ISA signals have already been defined in preceding sections of this book and all of them are fully defined in the MindShare book entitled ISA System Architecture. This section is confined to a description of the EISA signals. The following are the signal groups that comprise the EISA Bus.
•Address bus extension
•Data bus extension
•Bus Arbitration signal group
•Burst handshake signal group
•Bus cycle definition signal group
42
Chapter 5: Detailed Description of EISA Bus
•Bus cycle timing signal group
•Lock signal
•Slave size signal group
•AEN signal
The following paragraphs provide a description of each of these signal groups.
Address Bus Extension
One of the restrictions imposed by the ISA bus structure is a function of the width of the address bus. It consists of 24 address lines, A[23:0]. This permits the microprocessor to address any memory location between address 000000h and FFFFFFh, a range of 16MB.
With the advent of multi-tasking, multi-user operating systems, access to a greater amount of memory became an imperative. The EISA specification expands the address bus to 32 bits (A31:0]), and also adds the byte enable lines, BE#[3:0], to provide 32-bit bus master address support. The ISA bus includes the following address lines:
•SA[19:0]
•LA[23:17]
•SBHE#
The EISA address bus consists of the following signals:
•SA[1:0] (ISA bus)
•SBHE# (ISA bus)
•LA[23:17] (ISA bus)
•LA#[31:24] (EISA extension)
•BE#[3:0] (EISA extension)
•LA[16:2] (EISA extension)
The EISA specification extends the size of the LA Bus to include LA[16:2] and LA#[31:24]. Refer to figure 5-2. Combined with the previously-defined SA bus and LA signal groups on the ISA portion of the bus, this extends the address bus to a full 32-bits, allowing the current bus master to generate any memory address in the range 00000000h – FFFFFFFFh. This is a range of 4GB (giga = billion).
43
EISA System Architecture
Figure 5-2. The EISA Connector Address Lines
LA#[31:24] are asserted low to prevent 16-bit bus masters from inadvertently selecting 32-bit memory cards residing above 16 MB. When a 16-bit bus master places an address on the address bus, it is only using lines A[23:0]. If address lines LA#[31:24] were allowed to float, a 32-bit memory card that resides above the 16MB boundary might be inadvertently selected. Rather, LA#[31:24] are pulled high with pull-up resistors on the system board, ensuring that they are deasserted unless asserted by a 32-bit bus master. 32-bit EISA memory cards
44