- •Features
- •Pin Configurations
- •Disclaimer
- •Overview
- •Block Diagram
- •Pin Descriptions
- •Port B (PB5..PB0)
- •RESET
- •AVR CPU Core
- •Introduction
- •Architectural Overview
- •Status Register
- •Stack Pointer
- •Interrupt Response Time
- •SRAM Data Memory
- •Data Memory Access Times
- •EEPROM Data Memory
- •EEPROM Read/Write Access
- •Atomic Byte Programming
- •Split Byte Programming
- •Erase
- •Write
- •I/O Memory
- •Clock Systems and their Distribution
- •CPU Clock – clkCPU
- •I/O Clock – clkI/O
- •Flash Clock – clkFLASH
- •ADC Clock – clkADC
- •Clock Sources
- •Default Clock Source
- •External Clock
- •System Clock Prescaler
- •Switching Time
- •Idle Mode
- •Power-down Mode
- •Analog to Digital Converter
- •Analog Comparator
- •Brown-out Detector
- •Internal Voltage Reference
- •Watchdog Timer
- •Port Pins
- •Resetting the AVR
- •Reset Sources
- •Power-on Reset
- •External Reset
- •Brown-out Detection
- •Watchdog Reset
- •Watchdog Timer
- •Timed Sequences for Changing the Configuration of the Watchdog Timer
- •Safety Level 1
- •Safety Level 2
- •Interrupts
- •I/O Ports
- •Introduction
- •Configuring the Pin
- •Toggling the Pin
- •Reading the Pin Value
- •Unconnected Pins
- •Alternate Port Functions
- •Alternate Functions of Port B
- •Register Description for I/O-Ports
- •Port B Data Register – PORTB
- •External Interrupts
- •8-bit Timer/Counter0 with PWM
- •Overview
- •Registers
- •Definitions
- •Counter Unit
- •Output Compare Unit
- •Force Output Compare
- •Modes of Operation
- •Normal Mode
- •Fast PWM Mode
- •Phase Correct PWM Mode
- •Prescaler Reset
- •External Clock Source
- •Analog Comparator
- •Analog Comparator Multiplexed Input
- •Features
- •Operation
- •Starting a Conversion
- •Changing Channel or Reference Selection
- •ADC Input Channels
- •ADC Voltage Reference
- •ADC Noise Canceler
- •Analog Input Circuitry
- •ADC Accuracy Definitions
- •ADC Conversion Result
- •ADLAR = 0
- •ADLAR = 1
- •debugWIRE On-chip Debug System
- •Features
- •Overview
- •Physical Interface
- •Software Break Points
- •Limitations of debugWIRE
- •debugWIRE Related Register in I/O Memory
- •debugWire Data Register – DWDR
- •Performing a Page Write
- •Reading the Fuse and Lock Bits from Software
- •Preventing Flash Corruption
- •Fuse Bytes
- •Latching of Fuses
- •Signature Bytes
- •Calibration Byte
- •Page Size
- •Serial Downloading
- •Data Polling Flash
- •Data Polling EEPROM
- •Chip Erase
- •Programming the Flash
- •Programming the EEPROM
- •Reading the Flash
- •Reading the EEPROM
- •Power-off sequence
- •Electrical Characteristics
- •Absolute Maximum Ratings*
- •External Clock Drive Waveforms
- •External Clock Drive
- •ADC Characteristics – Preliminary Data
- •Active Supply Current
- •Idle Supply Current
- •Power-down Supply Current
- •Pin Pull-up
- •Register Summary
- •Instruction Set Summary
- •Ordering Information
- •Packaging Information
- •Erratas
- •Table of Contents
|
|
|
|
|
|
ATtiny13 |
|
|
|
|
|
|
|
Ordering Information |
|
|
|
|||
|
|
|
|
|||
|
Power Supply |
Speed (MHz) |
Ordering Code |
Package |
Operation Range |
|
|
|
|
|
|
|
|
|
1.8 - 5.5V |
16(3) |
ATtiny13-16PI |
8P3 |
|
Industrial |
|
|
|
ATtiny13-16PJ(2) |
8P3 |
(-40°C to 85°C) |
|
|
|
|
ATtiny13-16SI |
8S2 |
|
|
|
|
|
ATtiny13-16SJ(2) |
8S2 |
|
|
Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2.Pb-free packaging alternative.
3.For Speed vs. VCC,see Figure 61 on page 115.
|
Package Type |
|
|
8P3 |
8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
|
|
8S2 |
8-lead, 0.200" Wide, Plastic Gull-Wing Small Outline (EIAJ SOIC) |
|
|
139
2535A–AVR–06/03
Packaging Information
8P3
1 |
E |
|
E1
|
N |
Top View |
c |
|
eA |
|
End View |
D
e
D1 |
A2 A |
b2 L
b3
4 PLCS |
b |
Side View
COMMON DIMENSIONS
(Unit of Measure = inches)
SYMBOL |
MIN |
NOM |
|
MAX |
NOTE |
A |
|
|
|
0.210 |
2 |
|
|
|
|
|
|
A2 |
0.115 |
0.130 |
|
0.195 |
|
b |
0.014 |
0.018 |
|
0.022 |
5 |
|
|
|
|
|
|
b2 |
0.045 |
0.060 |
|
0.070 |
6 |
|
|
|
|
|
|
b3 |
0.030 |
0.039 |
|
0.045 |
6 |
|
|
|
|
|
|
c |
0.008 |
0.010 |
|
0.014 |
|
|
|
|
|
|
|
D |
0.355 |
0.365 |
|
0.400 |
3 |
|
|
|
|
|
|
D1 |
0.005 |
|
|
|
3 |
|
|
|
|
|
|
E |
0.300 |
0.310 |
|
0.325 |
4 |
|
|
|
|
|
|
E1 |
0.240 |
0.250 |
|
0.280 |
3 |
|
|
|
|
|
|
e |
|
0.100 BSC |
|
|
|
|
|
|
|
|
|
eA |
|
0.300 BSC |
|
4 |
|
|
|
|
|
|
|
L |
0.115 |
0.130 |
|
0.150 |
2 |
|
|
|
|
|
|
Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
2.Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
3.D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
4.E and eA measured with the leads constrained to be perpendicular to datum.
5.Pointed or rounded lead tips are preferred to ease insertion.
6.b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).
|
|
01/09/02 |
||
2325 Orchard Parkway |
TITLE |
DRAWING NO. |
REV. |
|
8P3, 8-lead, 0.300" Wide Body, Plastic Dual |
8P3 |
B |
||
R San Jose, CA 95131 |
In-line Package (PDIP) |
|||
|
|
140 ATtiny13
2535A–AVR–06/03
ATtiny13
8S2
1
H
|
N |
|
Top View |
e |
b |
|
A |
D
Side View
A1
L
E
End View
C
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL |
MIN |
NOM |
MAX |
NOTE |
A |
1.78 |
|
2.03 |
|
|
|
|
|
|
A1 |
0.05 |
|
0.33 |
|
|
|
|
|
|
b |
0.35 |
|
0.51 |
5 |
|
|
|
|
|
C |
0.18 |
|
0.25 |
5 |
|
|
|
|
|
D |
5.13 |
|
5.38 |
|
|
|
|
|
|
E |
5.13 |
|
5.41 |
2, 3 |
|
|
|
|
|
H |
7.62 |
|
8.38 |
|
|
|
|
|
|
L |
0.51 |
|
0.89 |
|
|
|
|
|
|
e |
|
1.27 BSC |
|
4 |
|
|
|
|
|
Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.
2.Mismatch of the upper and lower dies and resin burrs aren't included.
3.It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded.
4.Determines the true geometric position.
5.Values b,C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/-0.005 mm.
|
|
|
5/2/02 |
|
|
TITLE |
DRAWING NO. |
REV. |
|
2325 Orchard Parkway |
8S2, 8-lead, 0.209" Body, Plastic Small |
8S2 |
B |
|
R San Jose, CA 95131 |
Outline Package (EIAJ) |
|||
|
|
141
2535A–AVR–06/03