Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
Video and Image Processing Suite User Guide Avalon st video.pdf
Скачиваний:
81
Добавлен:
11.06.2015
Размер:
2.64 Mб
Скачать

Scaler II IP Core 17

2015.01.23

UG-VIPSUITE

Subscribe

Send Feedback

The Scaler II IP core resizes video streams, and supports nearest neighbor, bilinear, bicubic and polyphase scaling algorithms. The Scaler II algorithms provide a simple edge-adaptive scaling and 4:2:2 sampled video data.

You can configure the Scaler II IP core to change the input resolution using control packets. You can also configure the IP core to change the output resolution and/or filter coefficients at run time using an Avalon-MM slave interface.

Table 17-1: Formal definitions of the Scaling Algorithms

Algorithm

 

Definition

 

 

 

win

 

Input image width

 

 

 

hin

 

Input image height

 

 

 

wout

 

Output image width

 

 

 

hout

 

Output image height

 

 

 

F

 

Function that returns an intensity value for a given point on the

 

 

input image

 

 

 

O

 

Function that returns an intensity value on the output image

 

 

 

Nearest Neighbor Algorithm

Nearest-neighbor algorithm is the lowest quality method, and uses the fewest resources.

If you use the nearest-neighbor algorithm, jagged edges may be visible in the output image as no blending takes place. However, this algorithm requires no DSP blocks, and uses fewer logic elements than the other methods.

Scaling down requires no on-chip memory.

Scaling up requires one line buffer of the same size as one line from the clipped input image—taking account of the number of color planes being processed.

For example, up scaling an image which is 100 pixels wide and uses 8-bit data with 3 colors in sequence but is clipped at 80 pixels wide, requires 8 × 3 × 80 = 1920 bits of memory. Similarly, if the 3 color planes are in parallel, the memory requirement is still 1920 bits.

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Соседние файлы в предмете [НЕСОРТИРОВАННОЕ]